Abstract. The environment development for deep sleep has been studied using analysis results of the big data about parameters in the bedroom. The organic light emitting diode (OLED) illuminations of the bedroom are dimming using analysis results of the big data. Therefore, a low-power and compact design of dimming part is required for OLED system. In this paper, the miniaturized control block of the clock cut-off circuit was designed using De M organ's laws with adiabatic dynamic CM OS logic (ADCL) digital 3-bit PWM . The designed control block pauses the D-ffs after cutting off the clock at both dimming 0 % and 100 % of PWM output. The operation of control block is confirmed by post-simulation using hspice with Rohm 0.18um standard CM OS model. As a result 10 transistors of the miniaturized control block were reduced.
Introduction
Recently, personal health check and care is increasing using wearable device, ubiquitous device and internet of things (IoT) service [1] . Moreover, environ ment development for deep sleep has been studied using analysis results of the big data about parameters in the bedroom; temperature, hu mid ity, brightness of illu mination etc. The organic light emitting diodes (OLEDs) which are the closest to natural light have been widely used for illu mination of the bedroom and are dimming using analysis results of the big data [2] . Therefore, a lo w-power and compact design of dimming part is required for OLED system [3] .
In this paper, the miniaturized control block of the clock cut-off circuit is designed using De Morgan's laws with adiabatic dynamic CM OS logic (ADCL) digital 3-bit PWM for OLED dimming system. Figure 1 shows the operations at a normal RC circuit with a DC signal, adiabatic charging, and unsynchronization [11] [12] [13] [14] [15] . In the case of the DC s ignal at the input signal, the energy dissipation occurred at the load R until the end of charg ing at the load C, as shown in Fig. 1(b) . On the other hand, in the case of the AC signal as the input signal, adiabatic charging and little power dissipation are shown in Fig. 1(c) .
The region of adiabatic charging decreased with increasing  of the AC signal, as shown in Fig. 1(d) [5] .
Adiabatic Dynamic CMOS Logic (ADCL)
The ADCL consists of the CMOS logic, A C power and two diodes for the adiabatic charging/discharging as it is applied to the CM OS logic. In th is circuit, because the output voltage of the ADCL gate is synchronized with the power supply, V phi , the operating speed of the ADCL gates is determined by the frequency of V phi [6] [7].
Miniaturization of Control Block and Simulation Results
Unnecessary operation at both dimming 0 % and 100 % of PWM output results in power consumption. The designed clock cut-off circuit pauses the D-ffs after cutting
Advanced Science and Technology Letters Vol.138 (NGCIT 2016) off the clock at both input-bit LLL (0 %) and HHH (100 %), and performs normal operation of the D-ffs at other case. Figure 2 shows the min iaturized control block of the clock cut-off circu it using De Morgan's laws with ADCL dig ital 3-b it PWM. The up-level D-latch was used to output the logic level of the SW and PO by the input-bit if the load is reset but to remain at the logic level of the pre-state if the load is set. Table 1 lists the elements. Compared to the control block of Ref. [3] , 10 transistors were reduced. Figure 3 shows layout of the min iaturized control b lock using Roh m 0.18u m standard CMOS model. Layout area of the miniaturized control b lock is 2,235.3u m 2 , which decreased by 7.5 % compared to that of the control block of Ref. [3] . The min iaturized control b lock was simu lated using hspice with Roh m 0.18u m standard CMOS model. Figure 4 shows the simulat ion results. The post-simulat ion confirmed that the SW is lo w level at both input-bits HHH and LLL. Moreover, the PO is a high level at input-bit HHH.
Conclusion
In this paper, the miniaturized control block of the clock cut-off circuit was designed using De Morgan's laws with ADCL dig ital 3-bit PWM. Layout area of miniaturized control block was 7.5 % lo wer than that of the control block of Ref. [ 3] , because 10 transistors were reduced. The operation of control block is confirmed by computer simu lation. Th is shows the potential of the optimized ADCL PWM in future lowpower SSL dimming systems.
